

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
12 July 2001 (12.07.2001)

PCT

(10) International Publication Number  
WO 01/50594 A1

(51) International Patent Classification<sup>7</sup>: H03F 1/26, H03G 3/30

(21) International Application Number: PCT/FI00/01133

(22) International Filing Date: 21 December 2000 (21.12.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 19992827 30 December 1999 (30.12.1999) FI

(71) Applicant (for all designated States except US): NOKIA NETWORKS OY [FI/FI]; Keilalahdentie 4, FIN-02150 Espoo (FI).

(72) Inventor; and

(75) Inventor/Applicant (for US only): LUNDELL, Jonas [SE/SE]; Rymdgatan 30, S-19558 Märsta (SE).

(74) Agent: KOLSTER OY AB; Iso Roobertinkatu 23, P.O. Box 148, FIN-00121 Helsinki (FI).

(81) Designated States (national): AE, AG, AL, AM, AT, AT (utility model), AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, CZ (utility model), DE, DE (utility model), DK, DK (utility model), DM, DZ, EE, EE (utility model), ES, FI, FI (utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (utility model), SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CONTROL OF BIAS VOLTAGE



(57) Abstract: The invention concerns a method for maintaining an optimal operating point of an LDMOS device (32) stable, said LDMOS device (32) producing an output signal including an error signal component (err). The method comprises separating said error signal component (err) from the output signal of said LDMOS device (32) and using said error signal component (err) for controlling the gate-to-source bias voltage, or Vgs, of said LDMOS device (32) to maintain the optimal operating point of said LDMOS device (32) stable.

## Control of Bias Voltage

### Field of the Invention

The invention relates to a method and an arrangement for maintaining an optimal operating point of LDMOS semiconductor devices stable.

5 The invention is especially useful in a feedforward amplifier arrangement.

### Background of the Invention

Particularly in broadband amplifiers and in power amplifiers, amplifier non-linearities cause distortion to an output signal. Figure 1 illustrates the formation of intermodulation products (IM-products) causing distortion to an 10 output signal. An undistorted input signal 12 consisting of two frequency components  $\omega_1$  and  $\omega_2$  is fed into an amplifier 14. At the output of the amplifier 14 appears a distorted signal 16, which includes desired signal components at frequencies  $\omega_1$  and  $\omega_2$  and also two strong undesired signal components close to the desired signal components at the frequencies  $2*\omega_1-\omega_2$  and  $2*\omega_2-\omega_1$ . These 15 undesired signals may appear in the desired signal band, and thereby corrupt the output signal.

LDMOS (Laterally Diffused Metal Oxide Semiconductor) devices are relatively new semiconductor devices, which have improved characteristics compared to conventional semiconductor devices. For example, they have improved 20 IM performance, i.e. they produce less IM-products at the same input power than the conventional semiconductor devices. Typical input power/IM-products curves of a conventional semiconductor device and of an LDMOS device are illustrated in Figure 2 by a dashed line and a solid line, respectively. In a conventional semiconductor device, the amount of IM-products increases 25 as the input power increases. The advantage of an LDMOS device is that it has an optimal operating point called "sweet point" producing an optimal input power/IM-products ratio.

The characteristics of LDMOS devices make them especially well suited for power amplification. However, they are not widely used at the moment. A reason for this is a considerable drift in gate-source bias voltage, or 30  $V_{gs}$ . The  $V_{gs}$  is a DC voltage which is used to provide a certain drain-source quiescent current, or  $Idq$ . The location of the "sweet point" on the input power axis in Figure 2 is dependent on this quiescent current. Therefore, the  $V_{gs}$  can be used to set the "sweet point", i.e. optimal operating point, to the preferred 35 input power level. However, if the  $V_{gs}$  is kept constant, the  $Idq$  decreases in

the course of time because of aging of the LDMOS transistors. In other words, the V<sub>gs</sub> corresponding to a certain I<sub>dq</sub> changes in the course of time. This kind of drift in bias voltage due to transistor aging also appears in "normal" semiconductor devices, but it is a considerable problem with LDMOS transistors, in particular. Therefore, a method of keeping the I<sub>dq</sub> constant is needed for LDMOS devices in order to maintain their "sweet point" at the desired signal level. This object can be achieved by reducing the V<sub>gs</sub> drift or by adjusting the V<sub>gs</sub> for keeping the I<sub>dq</sub> constant.

One possible method of reducing the V<sub>gs</sub> drift is to "burn in" LDMOS devices before they are used, because the drift phenomenon is most considerable at the beginning of the use of an LDMOS device. The disadvantage of this procedure is that it reduces the lifetime of the device. Additionally, "burn in" is difficult and expensive to implement.

Since the V<sub>gs</sub> drift has been reduced from more than 25% to 5% for 900 MHz parts and to 12-15% for 2GHz parts by device manufacturers, the problem of the drift has diminished. However, the problem has not disappeared, because a 10% drift may produce 5-10 dB IM-products, which is still relatively much in a linear amplifier.

One proposed method of adjusting the V<sub>gs</sub> to keep the I<sub>dq</sub> constant is to measure the I<sub>dq</sub> and make V<sub>gs</sub> adjustments on the basis of the measured I<sub>dq</sub>. The problem in this kind of an arrangement is that the amplifier has to be shut down during the measurement. Additionally, the transistor characteristics that vary from one transistor to another have an effect on the measurement results.

25

#### **Disclosure of the Invention**

An object of the present invention is to overcome or alleviate the above described problems by providing a method and an arrangement for keeping the I<sub>dq</sub> constant in an LDMOS device.

30 The object is achieved by a method and an arrangement which are characterized by what is disclosed in the attached independent claims. Preferred embodiments of the invention are disclosed in the attached dependent claims. In the present invention the bias voltage V<sub>gs</sub> of an LDMOS device is adjusted to keep the I<sub>dq</sub> of the device constant and consequently to maintain 35 an optimal operating point, i.e. the "sweet point", of the device stable. The invention employs a method known from a feedforward amplifier arrangement. A

feedforward amplifier arrangement is one possible solution to achieve high power amplification, high efficiency and low distortion. In a feedforward amplifier arrangement, distortion in the output signal of the arrangement is reduced by separating an error signal component from the output signal of the amplifier.

5 and then subtracting this error signal component from the output signal of the amplifier containing the error signal component. Thus, the error signal components cancel each other out and the resulting output signal contains considerably less distortion than the original output signal of the amplifier.

According to the invention, this kind of separate error signal component is used for controlling the  $V_{GS}$  of an LDMOS device to maintain the optimal operating point of the LDMOS device stable. The absolute value of the error signal component at the output of the LDMOS device is defined and the  $V_{GS}$  is adjusted in response to this error signal component so that the error signal component at the output of the LDMOS device reaches its minimum.

10 This invention provides a simple way to control the operating point of LDMOS devices. The invention suits especially well for a feedforward amplifier arrangement, since it employs an error signal that is already generated in a feedforward arrangement and therefore, only few extra components are needed. An advantage of a preferred embodiment of the invention is also that 15 the amplifier does not need to be completely shut down during the  $V_{GS}$  adjustment.

### Brief Description of the Drawings

In the following, the invention will be described in greater detail by 20 means of preferred embodiments with reference to the accompanying drawings, in which

Figure 1 illustrates formation of IM-products,

Figure 2 illustrates typical input power/IM-products curves of a conventional semiconductor device and of an LDMOS device,

30 Figure 3A is a block diagram illustrating an arrangement according to the invention,

Figure 3B is a block diagram illustrating an embodiment according to the invention,

35 Figure 4 is a block diagram illustrating another embodiment according to the invention,

Figure 5 is a flow chart illustrating the operation of the Vgs control block according to the invention.

#### Detailed Description of the Invention

5 The present invention can be applied to bias voltage control of an LDMOS device. In the following, the preferred embodiments of the invention will be described by means of a feedforward arrangement, but the invention is not limited to a feedforward arrangement. The same reference numerals are used for equivalent components in the figures.

10 Figure 3A illustrates a block diagram of an arrangement according to the invention including an LDMOS device 32, error signal separating means 30 and Vgs control means 39. The LDMOS device 32 receives an input signal In and produces, on the basis of this input signal In, an output signal including distortion. This output signal of the LDMOS device is connected to the error 15 signal separating means 30 together with the input signal In. The error signal separating means 30 produce an error signal component err which is connected to the Vgs control means 39. On the basis of the error signal component err, the Vgs control means adjust the Vgs of the LDMOS device 32 to keep the operating point of the LDMOS device 32 stable.

20 Figure 3B illustrates an embodiment of the invention including a basic feedforward arrangement 31 and Vgs control means 39. The feedforward arrangement includes an LDMOS amplifier 32, attenuation means 35, time (delay) adjusting means 33 and 36, adders 34 and 37 and an error signal amplifier 38. An input signal In is connected to an input of the LDMOS amplifier 25 32. For obtaining an error signal component err, the input signal is adjusted in time (delayed) with time adjusting means 36 for producing signal A and the output signal of the LDMOS amplifier 32 is attenuated with attenuation means 35 for obtaining signal B. In this way, signals A and B, which are fed into the adder 37, have equal amplitudes and a 180° phase difference relative to each 30 other, and the error signal component err is obtained as an output of the adder 37. For obtaining an output signal Out, in which the error signal component is canceled, the error signal component err is amplified by the error signal amplifier 38 for obtaining signal C and the output signal of the LDMOS amplifier 32 is adjusted in time (delayed) with time adjusting means 33 for obtaining signal 35 D. In this way, signals C and D, which are fed into the adder 34, have equal amplitudes and a 180° phase difference relative to each other, and the output

signal Out, in which the error signal component is canceled, is obtained as an output of the adder 34.

According to the embodiment shown in Figure 3, the error signal component err is also connected to the Vgs control means 39. The Vgs control means produce the Vgs for the LDMOS amplifier 32 on the basis of the error signal component err, as will be described later in connection with Figure 5.

Figure 4 illustrates another embodiment of the invention including a feedforward arrangement 40 and Vgs control means 39. The feedforward arrangement 40 includes an LDMOS amplifier 32, adders 34 and 37, time (delay) adjusting means 33 and 36 and an error signal amplifier 38, all of which operate essentially in the same way as in the arrangement of Figure 3B. Gain/phase adjustment means 41 are added for adjusting the phase  $\phi$  and gain A of the input signal In before amplification. Additionally, the arrangement 40 includes down converter means 44 for converting the error signal and the input signal to a lower frequency, and A/D converters 45 and 46 for converting respective downconverted signals to a digital form for digital signal processing. In response to the output signals of the A/D converters 45 and 46, signal processing means 47 produce a control signal which is connected to adjustment means 41 via sample & hold means 48 and a D/A converter 49.

The error signal component err obtained as an output of the A/D converter 45 is also connected to the Vgs control means 39. The Vgs control means produce the Vgs for the LDMOS amplifier 32 on the basis of the error signal component err. The error signal component err is handled in digital domain by the Vgs control means, and the Vgs is produced in a digital form and then converted to an analog form by the Vgs control means.

The operation of the adjustment means in Figures 3B and 4 must not be changed during the Vgs adjustment, but otherwise the LDMOS amplifier 32 can be operated normally. In other words, the LDMOS amplifier does not have to be completely shut down during the Vgs adjustment.

Figure 5 is a flow chart illustrating the operation of a possible implementation of the Vgs control means 39 in Figures 3 and 4. This implementation tries several Vgs values, each attempt having an attempt number N. In step 51, the power level of the Nth error signal err(N) is measured. Then Vgs is increased in step 52 and the power level of the (N+1)th error signal err(N+1) is measured in step 53. In step 54, the power levels of Nth and (N+1)th error signal are compared and, if  $\text{err}(N) > \text{err}(N+1)$ , N is incremented in step 55 and

steps 52 to 54 are repeated. Otherwise, the Vgs is first decreased to the value corresponding the Nth error signal in step 56 and then decreased again in step 57. Next, the power level of the (N+1)th error signal  $err(N+1)$  is measured in step 58, and the power levels of Nth and (N+1)th error signal are compared in step 59. If  $err(N) > err(N+1)$ , N is incremented in step 60, and steps 57 to 59 are repeated. Otherwise, the Vgs is increased to the value corresponding the Nth error signal in step 61, and the operation is terminated in step 62.

The description only illustrates preferred embodiments of the invention. The invention is not, however, limited to these examples, but it may vary within the scope of the appended claims.

**Claims**

1. A method for maintaining an optimal operating point of an LDMOS device (32) stable, said LDMOS device (32) producing an output signal including an error signal component (err), said method comprising
  - 5 separating said error signal component (err) from the output signal of said LDMOS device (32),  
**characterized by**  
using said error signal component (err) for controlling the gate-to-source bias voltage, or V<sub>gs</sub>, of said LDMOS device (32) to maintain the optimal operating point of said LDMOS device (32) stable.
  - 10 2. A method according to claim 1, **characterized** in that controlling said V<sub>gs</sub> comprises the step of  
setting different values to said V<sub>gs</sub> until the error signal component (err) reaches its minimum.
  - 15 3. A method according to claim 1 or 2, **characterized** by using said method in a feedforward amplifier arrangement.
  4. A method according to any of claims 1 to 3, **characterized** by  
controlling the bias voltage without shutting the LDMOS device (32) completely down.
  - 20 5. An arrangement for maintaining an optimal operating point of an LDMOS device (32) stable, said arrangement comprising  
said LDMOS device (32) for receiving an input signal and for producing an output signal based on the input signal, the output signal including an error signal component (err), and  
error signal separating means (30) for separating an error signal component (err) from said output signal,  
**characterized** in that said arrangement further comprises  
gate-to-source bias voltage, or V<sub>gs</sub>, control means (39) for receiving  
25 said error signal component (err) as an input and for adjusting the V<sub>gs</sub> responsive to said error signal component (err) and for providing the V<sub>gs</sub> to said LDMOS device (32) to maintain the optimal operating point of said LDMOS device (32) stable.
  - 30 6. An arrangement according to claim 5, **characterized** in  
35 that

the Vgs control means (39) are adapted to operate without shutting the LDMOS device completely down.


7. An arrangement according to claim 5 or 6, characterized in that the arrangement is located in a feedforward amplifier arrangement.

5 8. An arrangement according to any one of the claims 5 to 7, characterized in that

the arrangement is part of a multicarrier amplifier.

1/4

Fig 1



IM-Products

Fig 2




Fig 3A




Fig 3B




Fig 4





Fig 5



# INTERNATIONAL SEARCH REPORT

International application No.

PCT/FI 00/01133

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7: H03F 1/26, H03G 3/30

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: H03F, H03G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,Y	US 6069530 A (JOSEPH LYNN CLARK), 30 May 2000 (30.05.00), column 1, line 12 - column 3, line 29, figure 1 --	1-8
P,Y	US 6111464 A (STEVEN J. LAUREANTI), 29 August 2000 (29.08.00), column 1, line 12 - column 2, line 67 --	1-8
P,A	US 6107880 A (MICHAEL JOSEPH SHAW), 22 August 2000 (22.08.00), column 1, line 12 - column 2, line 43 --	1-8
A	US 5973564 A (VADIM V. IVANOV), 26 October 1999 (26.10.99), column 2, line 3 - column 3, line 11 --	1-8

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date	"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

22 March 2001

Date of mailing of the international search report

30-03-2001

Name and mailing address of the ISA/  
Swedish Patent Office  
Box 5055, S-102 42 STOCKHOLM  
Facsimile No. +46 8 666 02 86

Authorized officer  
**Antonio Farieta/MN**  
Telephone No. +46 8 782 25 00

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/FI 00/01133

**C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 9423491 A1 (QUALCOMM INCORPORATED), 13 October 1994 (13.10.94), page 5, line 1 - page 6, line 11  -- -----	1-8

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

25/02/01

International application No.

PCT/FI 00/01133

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US	6069530	A	30/05/00	WO	0016473 A	23/03/00
US	6111464	A	29/08/00	WO	0108298 A	01/02/01
US	6107880	A	22/08/00	WO	0008750 A	17/02/00
US	5973564	A	26/10/99	NONE		
WO	9423491	A1	13/10/94	AU	681642 B	04/09/97
				AU	6416794 A	24/10/94
				CA	2136749 A,C	13/10/94
				JP	8501197 T	06/02/96
				US	5442322 A	15/08/95